FPGA computing systems: Partial Dynamic Reconfiguration

Section outline

• Select section Board

  Collapse Expand

  Board

  Collapse all Expand all

  • Select activity Announcements

    

    Announcements Forum
  • Select activity Forum

    

    Forum
• Select section Week 0 - Introduction to the course

  Collapse Expand

  Week 0 - Introduction to the course

  • Select activity FPGA computing systems: Partial Dynamic Reconfigur...

    FPGA computing systems: Partial Dynamic Reconfiguration

  • Select activity FPGA computing systems: Partial Dynamic Reconfiguration

    

    FPGA computing systems: Partial Dynamic Reconfiguration Page

    Completion

    Students must

    

    View
  • Select activity About the course

    About the course

  • Select activity Welcome!

    

    Welcome! Page

    Completion

    Students must

    

    View
  • Select activity About you

    About you

  • Select activity Initial Survey

    

    Initial Survey Feedback

    Completion

    Students must

    

    View
• Select section Week 1 - An Introduction to Reconfigurations

  Collapse Expand

  Week 1 - An Introduction to Reconfigurations

  Week 1 will learn to name the 5 Ws with respect to a reconfigurable hardware context, to describe why reconfigurable computing can be seen as an extension of the HW/SW codesign, to Illustrate the reconfigurable computing “taxonomy” and to summarize the main concepts/terms introduced with respect to a reconfigurable computing scenario.

  • Select activity A Common Vocabulary

    A Common Vocabulary

  • Select activity Week 1 - Learning outcomes

    

    Week 1 - Learning outcomes Page

    Completion

    Students must

    

    View
  • Select activity A Common Vocabulary

    

    A Common Vocabulary Page

    Completion

    Students must

    

    View
  • Select activity Quiz 1 - Module 1

    

    Quiz 1 - Module 1

    Completion

    Students must

    

    View

    

    Receive a grade

    

    Receive a passing grade
  • Select activity The 5 W's

    The 5 W's

  • Select activity The 5 W's

    

    The 5 W's Page

    Completion

    Students must

    

    View
  • Select activity Reconfigurable Computing as an Extension of HW/SW ...

    Reconfigurable Computing as an Extension of HW/SW Codesign

  • Select activity Reconfigurable Computing as an Extension of HW/SW Codesign

    

    Reconfigurable Computing as an Extension of HW/SW Codesign Page

    Completion

    Students must

    

    View
  • Select activity A Classification of Reconfigurations

    A Classification of Reconfigurations

  • Select activity A Classification of SoC Reconfigurations

    

    A Classification of SoC Reconfigurations Page

    Completion

    Students must

    

    View
  • Select activity A Classification of SoMC Reconfigurations

    

    A Classification of SoMC Reconfigurations Page

    Completion

    Students must

    

    View
  • Select activity Quiz 2 - Module 4

    

    Quiz 2 - Module 4

    Completion

    Students must

    

    View

    

    Receive a grade

    

    Receive a passing grade
• Select section Week 2 - Towards Partianl Dynamic Reconfiguration and Complex FPGA-based systems

  Collapse Expand

  Week 2 - Towards Partianl Dynamic Reconfiguration and Complex FPGA-based systems

  Week 2 is focused on the discussion about scenarios where Partial Dynamic Reconfiguration can be effective, on the discussion about how the reconfiguration overhead can be “hidden” and on the definition, based on the specific scenario, of which techniques can be used to deal with the overhead introduced by the PDR.

  • Select activity Reconfigurable Systems: opportunies and rationale

    Reconfigurable Systems: opportunies and rationale

  • Select activity Week 2 - Learning outcomes

    

    Week 2 - Learning outcomes Page

    Completion

    Students must

    

    View
  • Select activity Scenarios where Partial Reconfiguration can be effective

    

    Scenarios where Partial Reconfiguration can be effective Page

    Completion

    Students must

    

    View
  • Select activity How to use FPGA Reconfiguration to face area issues

    

    How to use FPGA Reconfiguration to face area issues Page

    Completion

    Students must

    

    View
  • Select activity Quiz 3 - Module 1

    

    Quiz 3 - Module 1

    Completion

    Students must

    

    View

    

    Receive a grade

    

    Receive a passing grade
  • Select activity Partial Reconfiguration and how to manage its reco...

    Partial Reconfiguration and how to manage its reconfiguration runtime overhead

  • Select activity How to deal with the Reconfiguration runtime overhead

    

    How to deal with the Reconfiguration runtime overhead Page

    Completion

    Students must

    

    View
  • Select activity Recurring modules to reuse them to reduce the Reconfiguration time

    

    Recurring modules to reuse them to reduce the Reconfiguration time Page

    Completion

    Students must

    

    View
  • Select activity Partial Reconfiguration to reduce the Reconfiguration runtime overhead

    

    Partial Reconfiguration to reduce the Reconfiguration runtime overhead Page

    Completion

    Students must

    

    View
  • Select activity Runtime management to explore alternative implementations

    

    Runtime management to explore alternative implementations Page

    Completion

    Students must

    

    View
  • Select activity Bitstreams relocation

    

    Bitstreams relocation Page

    Completion

    Students must

    

    View
  • Select activity Bitstreams relocation and virtual homogeneity

    

    Bitstreams relocation and virtual homogeneity Page

    Completion

    Students must

    

    View
  • Select activity Quiz 4 - Module 2

    

    Quiz 4 - Module 2

    Completion

    Students must

    

    View

    

    Receive a grade

    

    Receive a passing grade
• Select section Week 3 - Design Flows

  Collapse Expand

  Week 3 - Design Flows

  Week 3 will compare different flows to realize a reconfigurable system, you will understand how a design flow to design and implement a reconfigurable system is working, and you will identify and explain the phases composing a design flow for FPGA-based system.

  • Select activity Xilinx Design Flows through years

    Xilinx Design Flows through years

  • Select activity Week 3 - Learning outcomes

    

    Week 3 - Learning outcomes Page

    Completion

    Students must

    

    View
  • Select activity Xilinx Design Flows through years

    

    Xilinx Design Flows through years Page

    Completion

    Students must

    

    View
  • Select activity Quiz 5 - Module 1

    

    Quiz 5 - Module 1

    Completion

    Students must

    

    View

    

    Receive a grade

    

    Receive a passing grade
  • Select activity Xilinx Partial Reconfiguration Design Flows

    Xilinx Partial Reconfiguration Design Flows

  • Select activity Partial Reconfiguration Design Flows

    

    Partial Reconfiguration Design Flows Page

    Completion

    Students must

    

    View
  • Select activity Xilinx Difference Based Partial Reconfiguration

    

    Xilinx Difference Based Partial Reconfiguration Page

    Completion

    Students must

    

    View
  • Select activity Xilinx Module Based Partial Reconfiguration

    

    Xilinx Module Based Partial Reconfiguration Page

    Completion

    Students must

    

    View
  • Select activity Xilinx Partial Reconfiguration (PR) Flow

    

    Xilinx Partial Reconfiguration (PR) Flow Page

    Completion

    Students must

    

    View
  • Select activity Module Based vs Partial Reconfiguration Design Flows

    

    Module Based vs Partial Reconfiguration Design Flows Page

    Completion

    Students must

    

    View
  • Select activity Politecnico di Milano Partial Reconfiguration Rese...

    Politecnico di Milano Partial Reconfiguration Research Initiatives

  • Select activity Rationale behind DRESD and the work done by the Politecnico di Milano

    

    Rationale behind DRESD and the work done by the Politecnico di Milano Page

    Completion

    Students must

    

    View
  • Select activity From DRESD to CHANGE and ASAP, two new research initiatives from the Politecnico di Milano

    

    From DRESD to CHANGE and ASAP, two new research initiatives from the Politecnico di Milano Page

    Completion

    Students must

    

    View
  • Select activity CAOS: from embedded to heterogeneous distributed FPGA-based computing systems

    

    CAOS: from embedded to heterogeneous distributed FPGA-based computing systems Page

    Completion

    Students must

    

    View
  • Select activity Quiz 6 - Module 3

    

    Quiz 6 - Module 3

    Completion

    Students must

    

    View

    

    Receive a grade

    

    Receive a passing grade
• Select section Week 4 - Closing remarks and future directions

  Collapse Expand

  Week 4 - Closing remarks and future directions

  Week 4 will learn to understand the rationale behind the choice of moving towards reconfigurable cloud solutions and to justify the idea of moving from a single FPGA-based system to a distributed scenario.

  • Select activity Towards distributed FPGA-based systems

    Towards distributed FPGA-based systems

  • Select activity Week 4 - Learning outcomes

    

    Week 4 - Learning outcomes Page

    Completion

    Students must

    

    View
  • Select activity Towards distributed FPGA-based systems

    

    Towards distributed FPGA-based systems Page

    Completion

    Students must

    

    View
  • Select activity Quiz 7 - Module 1

    

    Quiz 7 - Module 1

    Completion

    Students must

    

    View

    

    Receive a grade

    

    Receive a passing grade
  • Select activity Course conclusion

    Course conclusion

  • Select activity Course conclusion

    

    Course conclusion Page

    Completion

    Students must

    

    View
• Select section Final survey

  Collapse Expand

  Final survey

  • Select activity Final survey

    

    Final survey Feedback

    Completion

    Students must

    

    View

    

    Submit feedback
• Select section {mlang it}Open Badge{mlang}{mlang en}Certificate{mlang}

  Collapse Expand

  {mlang it}Open Badge{mlang}{mlang en}Certificate{mlang}

  Show more Show less

  Not available unless: The activity Quiz 1 - Module 1 is complete and passed ...

  Not available unless:

  • The activity Quiz 1 - Module 1 is complete and passed
  • The activity Quiz 2 - Module 4 is complete and passed
  • The activity Quiz 3 - Module 1 is complete and passed
  • The activity Quiz 4 - Module 2 is complete and passed
  • The activity Quiz 5 - Module 1 is complete and passed
  • The activity Quiz 6 - Module 3 is complete and passed
  • The activity Quiz 7 - Module 1 is complete and passed
  • The activity Final survey is marked complete
• Select section Additional Resources

  Collapse Expand

  Additional Resources

  • Select activity Video transcripts

    

    Video transcripts Folder
  • Select activity Bibliography

    

    Bibliography Page